

A Verification for Redundant Signed Digit Adder Circuits

Katsumi Wasaki

Faculty of Engineering
Shinshu University
Nagano, Japan

`wasaki@cs.shinshu-u.ac.jp`

Abstract. Using calculation models proposed for arithmetic logic units based on many sorted algebras, we continue to verify the structure and design of these circuits using the Mizar proof checking system. The stability of a circuit for a redundant signed digit adder circuit example is proved based on definitions and theorems for logic operations, hardware gates, and signal lines. For this purpose, we use the Mizar proof checking system as a formal verification tool. The motivation for this research is to establish a technique based on formalized mathematics for developing calculation circuits with high reliability.

1 Introduction

When a digital circuit is designed, the most important consideration is the problem of ‘Logic’ and ‘Timing’. In past research on circuit design verification, these two problems are often conflated. The problem becomes highly complex in real circuits when the problems are analyzed at the same time and the range of circuits which can be examined is limited. Consequently, the discussions normally concentrate on small-scale circuits [1][2][3][4][5].

Design verification using the simulation approach has been examined on real-sized circuits [6]; however, difficulties arise when attempting to investigate all of the circuit element values using different delay times (greatest, least and average). Therefore, in the verification method for gate array design, the delay times of circuit elements and wiring are assumed to be zero. The method here simulates the stage of development (zero-delay simulation) above and a technique exists for shortening the time needed for design verification. However, large differences occur when the real gate array is finally laid out. One report [7] states that simulation can easily assume delay information to be attached at the end. Dividing such problems into ‘Logic’ and ‘Timing’ categories is thought to be an effective solution. The signal propagation model and a concept of “Timing belts” to solve the ‘Timing’ problems have already been proposed as techniques for verifying the timing of these circuits [8][9][10].

We now introduce and examine various concepts that have been produced to prove the correctness of design verification and circuit operation.

A many sorted algebra is an *algebra* for handling multiple elements, or *sorts*. We use this to map everything from the operators mapping the state space, to the I/O signals showing all signal points in the circuit, to the operator mapping the signal point, to the input signal point necessary for operation as a structure of the circuit [11][12][13][14].

We are able to treat the definition of circuits in various spaces such as in high impedance signal states and in continuous spaces. Calculation elements with single input operators (one gate elements) are defined [15][16]. With this definition, important properties can be proved such as when stability is met or when computation results are uniquely decided. Next, combined calculation circuits are defined [17][18]. Based on combined circuits defined as conjunctive sets for each functor on many sorted algebraic structures, we are able to prove properties such as the uniqueness and stability of calculation results of combined circuits [20].

To evaluate the method on a real-size calculation circuit, we prove the properties of the adder circuit with carry-saved [22] data flows using Redundant Signed Digit (RSD) [23][24] numeric representation as an example. Basic operations in the simple binary representation are proved [10]. Various concepts for Boolean operations, the gate elements needed to define the digital circuit, and the connections are defined and proved [18]. For gate elements that compose a calculation circuit using many Boolean operations, we have prepared a collection of logic gates [19]. To construct the adder circuit structure for RSD numeric representation, we formalize the definition of the Generalized Full Adder Circuit (GFAC) [22] with three inputs and two outputs [21].

The proof is as follows. The calculation circuit in RSD representation for a 1-bit adder is defined by a structure which combines two generalized full adder circuits. It is possible to define a two-stage pipelined circuit that combines the calculation elements. For combined logic circuits, we prove theorems on properties of their input/output signals. Finally, the signal sets of calculation results are always stable after a finite number of calculation steps (i.e., following) if the state of the input signal points is fixed. Since the ‘combined’ RSD adder circuit is a composition of two-stage pipelined dataflows, the stability properties of the whole circuit are proved in four steps. To create an extension circuit for the remainder of the calculation to output the carry signal in RSD representation to other circuit units and count with the saved-carry signals, we construct a simple ‘AND gate’ circuit; thus, the final adder result is obtained. The definitions and theorems in this paper have been verified for correctness using the Mizar proof checking system [25][26][27].

2 Preliminaries of Circuits

This section introduces the mathematical concepts used by Trybulec and Nakamura, et al. [11][12][13][14][15][16][17] for the structure, operations, input/output signals, combinations of logical gates, and states in digital circuits. Bancerek, et al. [18] introduced Boolean operators to represent the interconnections of individual logical gates and gate elements and showed the feasibility of the synthesis of such elements. These definitions and theorems have already been verified with correctness proofs by using the Mizar proof checker.

2.1 Structure of Circuits

A structured-type called *Many Sorted Signature* has been introduced to represent circuit structures [11][12]. This is a quadruple of *carrier*, *operation symbols*, *arity*, and *result sort*. These correspond to the internal states including the operators and input/output signals of the circuit elements and the states of input and output signals when applied to circuit elements (Fig. 1).




Fig. 1. Circuit structure represented with a *many sorted signature*.

Definition 1. *Many Sorted Signatures*

We introduce *many sorted signatures*, which are extensions of *1-sorted structures* and are systems

$$\langle\langle \text{carrier, operation symbols, arity, result sort} \rangle\rangle$$

where the *carrier* is a set, the *operation symbols* constitute a set, the *arity* is a function from the *operation symbols* into the *carrier*^{*}, and the *result sort* is a function from the *operation symbols* into the *carrier*.

2.2 Calculation Circuits

A functor called $1GateCircStr(p, f)$ is defined for a circuit with only one operator (or operation symbol) [17]. This is a *non-empty Many Sorted Signature* in the internal state (*carrier*) including an input signal ($rng(p)$), with one tuple of operator (f) and input signal(p). The input state of the operator (*arity*) is equal to $rng(p)$ and the output result sort equals $\langle p, f \rangle$; thus, the output is uniquely decided.

Definition 2. *One gate circuit structure*

Let f be a set and let p be a finite sequence. The functor $1GateCircStr(p, f)$ yields a non void strict many sorted signature which is defined by the following conditions,

- (i) the carrier of $1GateCircStr(p, f) = rng(p) \cup \{\langle p, f \rangle\}$,
- (ii) the operation symbols of $1GateCircStr(p, f) = \{\langle p, f \rangle\}$,
- (iii) (the arity of $1GateCircStr(p, f)(\langle p, f \rangle) = p$, and
- (iv) (the result sort of $1GateCircStr(p, f)(\langle p, f \rangle) = \langle p, f \rangle$.

2.3 Input and Output Signals of Circuits

Functors called *InputVertices* and *InnerVertices* are defined for the input and output signals of the circuit [14]. *InputVertices* takes the difference of the element $rng(result\ sort\ of\ G)$ in the output state from the internal state (*carrier*). On the other hand, *InnerVertices* is the element $rng(result\ sort\ of\ G)$ in the output state of the operation.

Definition 3. *InputVertices and InnerVertices*

Let G be a non empty many sorted signature. The functor $InputVertices(G)$ yielding a subset of G is defined by:

- (i) $InputVertices(G) = (The\ carrier\ of\ G) \setminus rng(the\ result\ sort\ of\ G)$.

The functor $InnerVertices(G)$ yields a subset of G and is defined by:

- (ii) $InnerVertices(G) = rng(the\ result\ sort\ of\ G)$.

From these definitions of circuit structure $1GateCircStr(p, f)$ and functors *InputVertices* and *InnerVertices* [17], the following propositions are correct.

Proposition 1. *Input and Output of Calculation Circuits*

Let f be a set and let p be a finite sequence. The functor $1GateCircStr(p, f)$ yields a nonvoid, strict many sorted signature and is defined by the conditions in Def.2. The following propositions are true:

Let f be a set and let p be a finite sequence. The functor $1GateCircStr(p, f)$ yields a non void strict many sorted signature and is defined by the conditions in Def.2. The following propositions are true:

- (i) $InputVertices(1GateCircStr(p, f)) = rng(p)$, and
- (ii) $InnerVertices(1GateCircStr(p, f)) = \{\langle p, f \rangle\}$.

2.4 Combined Circuits

The combining of *Many Sorted Signatures* of circuits (combined circuits) can be defined as the conjunctive sets for each element (algebraic operation $+$) on the structure [17].

Definition 4. *Combining of Circuits*

Let A be a set, let f_1, g_1 be non-empty many sorted sets indexed by A , let B be a set, let f_2, g_2 be non-empty many sorted sets indexed by B , let h_1 be a many sorted function from f_1 into g_1 , and let h_2 be a many sorted function from f_2 into g_2 . Then $h_1 + \cdot h_2$ is a many sorted function from $f_1 + \cdot f_2$ into $g_1 + \cdot g_2$.

Let us note that the predicate $S_1 \approx S_2$ is reflexive and symmetric. Let S_1, S_2 be non empty many sorted signatures. The functor $S_1 + \cdot S_2$ yielding a strict non empty many sorted signature is defined by:

- (i) the carrier of $S_1 + \cdot S_2 = (\text{the carrier of } S_1) \cup (\text{the carrier of } S_2)$,
- (ii) the operation symbols of $S_1 + \cdot S_2$
 $= (\text{the operation symbols of } S_1) \cup (\text{the operation symbols of } S_2)$,
- (iii) the arity of $S_1 + \cdot S_2$
 $= (\text{the arity of } S_1) \cup (\text{the arity of } S_2)$, and
- (iv) the result sort of $S_1 + \cdot S_2$
 $= (\text{the result sort of } S_1) \cup (\text{the result sort of } S_2)$.

The following propositions are correct from this definition on the circuit structure $1GateCircStr(p, f)$ and functors $InputVertices$ and $InnerVertices$ [17].

Proposition 2. *Input and Output of Combined Circuits*

Let S_1 be a non void non empty many sorted signature and let S_2 be a non empty many sorted signature. One can verify that $S_1 + \cdot S_2$ is non void and $S_2 + \cdot S_1$ is non void.

The following propositions are true:

- (i) For all non empty many sorted signatures S_1, S_2 such that $S_1 \approx S_2$ holds
 $InnerVertices(S_1 + \cdot S_2) = InnerVertices(S_1) \cup InnerVertices(S_2)$, and
- (ii) For all non empty many sorted signatures S_1, S_2 such that $S_1 \approx S_2$ holds
 $InputVertices(S_1 + \cdot S_2) \subseteq InputVertices(S_1) \cup InputVertices(S_2)$.

2.5 Circuit Computations and Stability

The functor *Following* can be defined as the states of a circuit after a single step computation. The stability of the circuit (*stable*) is achieved when no internal state has a value different from its previous value after the circuit computation [16].

Definition 5. *Circuit Computations*

Let I_1 be a circuit-like non void non empty many sorted signature, let S_1 be a non-empty circuit of I_1 , and let s be a state of S_1 . Let v be a vertex of I_1 . Then, the functor $Following(s)$ yields a state of S_1 and is defined by:

- (i) if $v \in InputVertices(I_1)$, then $(Following(s))(v) = s(v)$, and
- (ii) if $v \in InnerVertices(I_1)$, then $(Following(s))(v) = (Den(the\ action\ at\ v,\ S_1))(the\ action\ at\ v\ depends-on-in\ s)$.

For instance, when an operator f is a function from the set $Boolean^2$ to $Boolean$ on the circuit $1GateCircStr(p, f)$, Proposition 3 on stability is proved. This shows that the state of $1GateCircuit$ with $Boolean$ operator f having two inputs is stable within a single step computation as $Following(s)$. Therefore, the stability of a combined circuit acting as a series of n single step circuits is denoted as $Following(s, n)$.

The following propositions are correct from this definition on the circuit structure $1GateCircStr(p, f)$ with two tuples of $Boolean$ [18].

Proposition 3. *Stability of Circuits*

Let x, y be sets and let f be a function from $Boolean^2$ into $Boolean$, and let the functor $1GateCircuit(\langle x, y \rangle, f)$ yield a $Boolean$ strict circuit of $1GateCircStr(\langle x, y \rangle, f)$ with denotation held in gates. The following propositions are true:

- (i) For every state s of $1GateCircuit(\langle x, y \rangle, f)$ holds $(Following(s))(\langle x, y \rangle, f) = f(\langle s(x), s(y) \rangle)$ and $(Following(s))(x) = s(x)$ and $(Following(s))(y) = s(y)$, and
- (ii) For every state s of $1GateCircuit(\langle x, y \rangle, f)$ holds $Following(s)$ is stable.

3 Generalized Full Adder Circuit

In this section, we take up the ‘‘Generalized Full Adder Circuit’’ (hereafter, GFAC) [22] as an arithmetic element for RSD expressions and describe its mathematical definition and circuit stability [21]. Using the GFAC, we construct a carry-save high speed adding circuit as a pipeline composition explained in the next section. Here we define an arithmetic circuit using logical operators defined in the Mizar library that have been proved on the basis of various mathematical concepts relating to the circuit explained in Section 2 [19]. The proofs of these definitions and theorems have also been tested using the Mizar proof checker.

3.1 Structure of GFAC

The GFAC is a proposed arithmetic element designed to simultaneously attain both carry-outputs and middle-sum outputs in RSD expression to be explained later.

This is done using 3-bit inputs by generalizing the construction of all conventional adder circuits that have the 2-bit input plus 1-bit carry input (Fig. 2) [22].

| | | | | |
|--------------|----------------------|----------------------|------------------------|------------------------|
| Logic Symbol | | | | |
| Type | GFA-0 | GFA-1 | GFA-2 | GFA-3 |
| Function | $x + y + z = 2c + s$ | $x - y + z = 2c - s$ | $-x + y - z = -2c + s$ | $-x - y - z = -2c - s$ |

Fig. 2. Four types of Generalized Full Adder Circuits. ([22])

The GFAC is a synthesis of two circuits—an adder circuit, which calculates the middle sum for 3-bit inputs, and a carry arithmetic circuit, which calculates carry output. The inputs are x , y , and z , but the input logic is different for four types of the circuit considered. The outputs s and c are also different for each of the four types. In the following, we take up Type 1 (GFA-1) as an example, define its arithmetic circuits, and derive various theorems for the circuit, and then show the stability of the circuit. For the other variant types, definitions are given and various theorems are derived in the same manner.

3.2 Definition of the GFAC Type 1 (GFA-1)

The GFAC Type 1 (GFA-1) is an arithmetic element in which the relationship between the inputs x , y , and z and the outputs s and c satisfy the equation $x - y + z = 2c - s$. The full adder circuit $GFA1AdderStr(x, y, z)$ and the carry arithmetic circuit $GFA1CarryStr(x, y, z)$ are defined as follows. By synthesizing these two circuits, we compose the generalized full adder circuit $BitGFA1Str(x, y, z)$.

Definition 6. *Definition of internal adder circuit: Type 1*

Let x, y, z be sets. The functor $GFA1AdderStr(x, y, z)$ yielding an unsplit non void strict non empty many sorted signature with arity held in gates and Boolean denotation held in gates is defined as follows:

$$(i) \quad GFA1AdderStr(x, y, z) \\ = 1GateCircStr(\langle x, y \rangle, xor2c) + \cdot 1GateCircStr(\langle \langle x, y \rangle, xor2c \rangle, z), xor2c)$$

where 2-input logical operator $xor2c$ is a function from set $Boolean^2$ to Boolean on the circuit $1GateCircStr(p, f)$ and the result sorts (output) of the inputs $\langle x_1, x_2 \rangle$

K. Wasaki

is defined by $x_1 \oplus \text{not}(x_2)$ [21].

The functor $GFA1AdderCirc(x, y, z)$ yielding a strict Boolean circuit of $GFA1AdderStr(x, y, z)$ with denotation held in gates is defined by:

$$(ii) \quad GFA1AdderCirc(x, y, z) \\ = 1GateCircuit(x, y, xor2c) + \cdot 1GateCircuit([\langle x, y \rangle, xor2c], z, xor2c) .$$

For the result sorts ($\text{adderoutput} : (s)$), the functor $GFA1AdderOutput(x, y, z)$ yields an element of $InnerVertices(GFA1AdderStr(x, y, z))$ and is defined as follows:

$$(iii) \quad GFA1AdderOutput(x, y, z) = [[\langle x, y \rangle, xor2c], z, xor2c] .$$

Definition 7. Definition of internal majority circuit: Type 1

Let x, y, z be sets. The functor $GFA1CarryStr(x, y, z)$ yielding an unsplit non void strict non empty many sorted signature with arity held in gates and Boolean denotation held in gates is defined as follows:

$$(i) \quad GFA1CarryStr(x, y, z) \\ = (1GateCircStr(\langle x, y \rangle, and2c) \\ + \cdot 1GateCircStr(\langle y, z \rangle, and2a) \\ + \cdot 1GateCircStr(\langle z, x \rangle, and2)) \\ + \cdot 1GateCircStr([\langle x, y \rangle, and2c], [\langle y, z \rangle, and2a], [\langle z, x \rangle, and2]), or3)$$

where 2-input logical operators $and2c, and2a, and2$ are a function from set $Boolean^2$ to $Boolean$ on the circuit $1GateCircStr(p, f)$; the result sorts (output) of the inputs $\langle x_1, x_2 \rangle$ is defined by $x_1 \wedge \text{not}(x_2)$, $\text{not}(x_1) \wedge x_2$, and $x_1 \wedge x_2$, respectively [21][19]; 3-input logical operator $or3$ is a function from set $Boolean^3$ to $Boolean$ on the circuit $1GateCircStr(p, f)$; and the result sorts (output) of the inputs $\langle x_1, x_2, x_3 \rangle$ is defined by $x_1 \vee x_2 \vee x_3$ [19].

The functor $GFA1CarryCirc(x, y, z)$ yielding a strict Boolean circuit of $GFA1CarryStr(x, y, z)$ with denotation held in gates is defined by:

$$(ii) \quad GFA1CarryCirc(x, y, z) \\ = (1GateCircuit(x, y, and2c) \\ + \cdot 1GateCircuit(y, z, and2a) \\ + \cdot 1GateCircuit(z, x, and2)) \\ + \cdot 1GateCircuit([\langle x, y \rangle, and2c], [\langle y, z \rangle, and2a], [\langle z, x \rangle, and2], or3).$$

For the result sorts ($\text{carryoutput} : (c)$), the functor $GFA1CarryOutput(x, y, z)$ yields an element of $InnerVertices(GFA1CarryStr(x, y, z))$ and is defined as follows:

$$(iii) \text{GFA1CarryOutput}(x, y, z) \\ = [[(\langle x, y \rangle, \text{and}2c), (\langle y, z \rangle, \text{and}2a), (\langle z, x \rangle, \text{and}2)], \text{or}3] .$$

Definition 8. *Combining of GFAC Type 1 elements*

Let x, y, z be sets. The functor $\text{BitGFA1Str}(x, y, z)$ yields an unsplit non void strict non empty many sorted signature with arity held in gates and Boolean denotation held in gates and is defined as follows:

$$(i) \text{BitGFA1Str}(x, y, z) = \text{GFA1AdderStr}(x, y, z) + \cdot \text{GFA1CarryStr}(x, y, z).$$

The functor $\text{BitGFA1Circ}(x, y, z)$ yielding a strict Boolean circuit of $\text{BitGFA1Str}(x, y, z)$ with denotation held in gates is defined by:

$$(ii) \text{BitGFA1Circ}(x, y, z) \\ = \text{GFA1AdderCirc}(x, y, z) + \cdot \text{GFA1CarryCirc}(x, y, z).$$

3.3 Propositions for Input and Output Signal of Circuits

Propositions for *carrier*, *InputVertices*, *InnerVertices* as internal signal states and input and output signals can be proved based on the definitions of the calculation circuits [21].

Proposition 4. *Propositions for the internal adder circuit*

The following propositions of the internal adder circuit are true:

- (i) For all sets x, y, z holds $\text{InnerVertices}(\text{GFA1AdderStr}(x, y, z))$ is a binary relation,
- (ii) For all sets x, y, z holds the carrier of $\text{GFA1AdderStr}(x, y, z)$ $= \{x, y, z\} \cup \{[(\langle x, y \rangle, \text{xor}2c), [[(\langle x, y \rangle, \text{xor}2c), z], \text{xor}2c]]\}$,
- (iii) For all sets x, y, z holds $\text{InnerVertices}(\text{GFA1AdderStr}(x, y, z)) = \{[(\langle x, y \rangle, \text{xor}2c), [[(\langle x, y \rangle, \text{xor}2c), z], \text{xor}2c]]\}$, and
- (iv) For all non pair sets x, y, z holds $\text{InputVertices}(\text{GFA1AdderStr}(x, y, z)) = \{x, y, z\}$.

Proposition 5. *Propositions for the majority circuit*

The following propositions for the majority circuit are true:

- (i) For all sets x, y, z holds $\text{InnerVertices}(\text{GFA1CarryStr}(x, y, z))$ is a binary relation,
- (ii) For all sets x, y, z holds the carrier of $\text{GFA1CarryStr}(x, y, z)$ $= \{x, y, z\} \cup \{[(\langle x, y \rangle, \text{and}2c), (\langle y, z \rangle, \text{and}2a), (\langle z, x \rangle, \text{and}2)], \cup \{[(\langle x, y \rangle, \text{and}2c), (\langle y, z \rangle, \text{and}2a), (\langle z, x \rangle, \text{and}2)], \text{or}3]\}$,
- (iii) For all sets x, y, z holds $\text{InnerVertices}(\text{GFA1CarryStr}(x, y, z))$

$$\begin{aligned}
&= \{[\langle x, y \rangle, \text{and}2c], [\langle y, z \rangle, \text{and}2a], [\langle z, x \rangle, \text{and}2]\} \\
&\cup \{[\langle [\langle x, y \rangle, \text{and}2c], [\langle y, z \rangle, \text{and}2a], [\langle z, x \rangle, \text{and}2] \rangle, \text{or}3]\}, \text{and} \\
\text{(iv) For all non pair sets } x, y, z \text{ holds } &\text{InputVertices}(\text{GFA1CarryStr}(x, y, z)) \\
&= \{x, y, z\}.
\end{aligned}$$

Proposition 6. *Propositions for GFAC: Type 1*

The following propositions are true:

- (i) *For all sets x, y, z holds $\text{InnerVertices}(\text{BitGFA1StrStr}(x, y, z))$ is a binary relation,*
- (ii) *For all sets x, y, z holds the carrier of $\text{BitGFA1StrStr}(x, y, z)$
 $=$ (the carrier of $\text{GFA1AdderStr}(x, y, z)$) \cup
(the carrier of $\text{GFA1CarryStr}(x, y, z)$),*
- (iii) *For all sets x, y, z holds $\text{InnerVertices}(\text{BitGFA1StrStr}(x, y, z))$
 $=$ ($\text{InnerVertices}(\text{GFA1AdderStr}(x, y, z))$) \cup
($\text{InnerVertices}(\text{GFA1CarryStr}(x, y, z))$), and*
- (iv) *For all non pair sets x, y, z holds $\text{InputVertices}(\text{BitGFA1StrStr}(x, y, z))$
 $=$ $\{x, y, z\}$.*

3.4 Propositions for the Stability of GFAC

Propositions for circuit stability can be proved based on the definitions of combined circuit structures for GFAC: Type 1, $\text{BitGFA1Str}(x, y, z)$ [21].

Proposition 7. *Calculation outputs of GFAC: Type 1*

The following proposition of the GFAC type-1 after two steps of computation is true:

- (i) *Let x, y, z be sets. Let s be a state of $\text{BitGFA1Circ}(x, y, z)$ and a_1, a_2, a_3 be elements of Boolean. Suppose $a_1 = s(x)$ and $a_2 = s(y)$ and $a_3 = s(z)$. Then,
(Following($s, 2$))($\text{GFA1AdderOutput}(x, y, z)$) $=$ $\text{not}(a_1 \oplus \text{not}(a_2) \oplus a_3)$, and
(Following($s, 2$))($\text{GFA1CarryOutput}(x, y, z)$)
 $=$ $(a_1 \wedge \text{not}(a_2)) \vee (\text{not}(a_2) \wedge a_3) \vee (a_3 \wedge a_1)$.*

Finally, we have the main result for the stability of the combined circuit structure for GFAC: Type 1, $\text{BitGFA1Str}(x, y, z)$, namely that it is stable after two steps of computation [21].

Proposition 8. *Stability of the GFAC: Type 1*

We state the following proposition of the GFAC type-1 after two steps of computation:

- (i) *Let x, y, z be sets. Let s be a state of $\text{BitGFA1Circ}(x, y, z)$. Then,
Following($s, 2$) is stable.*

[Proof] As a prerequisite, we assume the internal signal points of the circuit to differ from the input signal points x , y , and z . The circuit structure S is assumed to be $BitGFA1Str(x, y, z)$. Now, we have to show that $s_1 = s_2$ for states of the entire circuit S ($BitGFA1Circ(x, y, z)$), where s_1 is taken as $Following(s, 2)$ (state after the operation of two steps) of given s , and s_2 is $Following(Following(s, 2))$ (state after operation of three steps).

First, [A]: the carrier of S equals $dom(s_1)$, and the carrier of S equals $dom(s_2)$ by [15]:Th.4. [B]: the carrier of S equals $InnerVertices(GFA1AdderStr(x, y, z)) \cup InnerVertices(GFA1CarryStr(x, y, z))$ by Prop.6.

Now, assume set a being an element of the carrier of S , then $a \in \{x, y, z\}$ or $a \in \{\langle x, y \rangle, xor2c, [\langle x, y \rangle, xor2c], z, xor2c\}$ or $a \in \{\langle x, y \rangle, and2c, \langle y, z \rangle, and2a, \langle z, x \rangle, and2\}$ or $a \in \{[\langle x, y \rangle, and2c], \langle y, z \rangle, and2a, \langle z, x \rangle, and2\}, or3\}$ by [B], [28]:Th.8.

Then, [C]: $a = x$ or $a = y$ or $a = z$ or $a = \langle x, y \rangle, xor2c$ or $a = [\langle x, y \rangle, xor2c], z, xor2c$ or $a = \langle x, y \rangle, and2c$ or $a = \langle y, z \rangle, and2a$ or $a = \langle z, x \rangle, and2$ or $a = [\langle x, y \rangle, and2c], \langle y, z \rangle, and2a, \langle z, x \rangle, and2\}, or3$ by [29]:Th.8.

Second, [D]: as the input signals x, y, z are not included in the output signals from logical gates, the following are always true $s_2(x) = s_1(x)$ and $s_1(x) = s(x)$ and $s_2(y) = s_1(y)$ and $s_1(y) = s(y)$ and $s_2(c) = s_1(c)$ and $s_1(c) = s(c)$.

Next, [E]: $s_1([\langle x, y \rangle, xor2c], z, xor2c) = s_1(GFA1AdderOutput(x, y, z))$ by Def.6, then $s_1([\langle x, y \rangle, xor2c], z, xor2c) = not(s_1(x) \oplus not(s_1(y)) \oplus s_1(c))$ by logical equivalency in Prop.4. As the Following computation is repeatedly applied, we have the calculation result of the adder output: $s_2([\langle x, y \rangle, xor2], c, xor2) = not(s_1(x) \oplus not(s_1(y)) \oplus s_1(c))$.

Similarly, [F]: $s_1([\langle x, y \rangle, and2c], \langle y, z \rangle, and2a, \langle z, x \rangle, and2\}, or3) = s_1(GFA1CarryOutput(x, y, z))$ by Def.7, then $s_1([\langle x, y \rangle, and2c], \langle y, z \rangle, and2a, \langle z, x \rangle, and2\}, or3) = (s_1(x) \wedge not(s_1(y))) \vee (not(s_1(y)) \wedge s_1(c)) \vee (s_1(c) \wedge s_1(x))$ by logical equivalency in Prop.5. By continuing to apply the Following computation, we obtain the calculation result of the majority output:

$s_2([\langle x, y \rangle, and2c], \langle y, z \rangle, and2a, \langle z, x \rangle, and2\}, or3) = (s_1(x) \wedge not(s_1(y))) \vee (not(s_1(y)) \wedge s_1(c)) \vee (s_1(c) \wedge s_1(x))$.

Finally, $s_2(a) = s_1(a)$ by [C]~[F], thus we prove the equation $s_1 = s_2$ by [A] and [30]:Th.9. **[end]**

4 Redundant Signed Digit Adder Circuit

In this section, we introduce the carry-saved adder arithmetic circuit [22] using redundant signed digit (RSD) representation [23][24] employed in the interior operation of the Montgomery multiplier as an actual example of arithmetic circuits. We present the circuit definition, various propositions of it, and verify its operation. Furthermore, we employ the Mizar proof checker to testify the correctness of the proofs.

4.1 Structure of RSD Adder Circuits

The redundant signed digit adder (RSDA) is a proposal for an arithmetic circuit with the function of preventing speed degradation that accompanies carry propagation [22]. The design postpones carry-related calculations up to a certain layer at which point a final adding output is done by extending bit-expressions to carry-out input and output activities for the adder. The circuit composition is improved from a single *Boolean*, such as $\{0, 1\}$, to two combined pairs of *Boolean* elements, such as $\{\langle 0, 0 \rangle, \langle 1, 0 \rangle, \langle 0, 1 \rangle\}$ – to minimize carries that take place at the time of adding as much as possible (Fig. 3).




Fig. 3. Circuit configuration of redundant signed digit adder. ([22])

The arithmetic circuit which calculates an intermediate sum using RSD expressions connects by a two-step pipeline at Layer I using the GFAC generalized by 3-inputs/2-outputs [22]. We have shown in Section 3 that the whole GFAC operation stabilizes in two steps. Since the RSD adder has a two-stage pipeline construction after synthesis, the calculation result stabilizes through four steps in total. The pipeline terminal part (Layer II) is constructed with a simple AND circuit (which stabilizes in a single step) to add up carries that have been postponed for succession in the next step with RSD expressions to attain the final result of adding. Therewith, the whole operation stabilizes in five steps total.

4.2 Definition of RSDA Layer I (the intermediate sum)

Layer I (the intermediate sum) of the RSDA carries out RSD adding between c_{in} , the input from the intermediate carry-save from the $k - 1$ bit digit and the $k - 1$

bit digit inputs $\{x_k^+, x_k^-\}$ and $\{y_k^+, y_k^-\}$ to attain the intermediate sum output as well as the carry pair saved, $\{t_k^+, t_{k+1}^-\}$.

The Layer I adder $BitRSD1Str(x^-, x^+, y^-, y^+, c_{in})$, which is a serial composition of GFAC Type 2 ($BitGFA2Str$) and GFAC Type 1 ($BitGFA1Str$) on the sum output line is defined as follows.

Definition 9. *Combining of RSDA Layer I*

Let $x^-, x^+, y^-, y^+, c_{in}$ be sets. The functor $BitRSD1Str(x^-, x^+, y^-, y^+, c_{in})$ yields an unsplit non void strict non empty many sorted signature with arity held in gates and Boolean denotation held in gates and is defined as follows:

$$(i) \quad \begin{aligned} &BitRSD1Str(x^-, x^+, y^-, y^+, c_{in}) \\ &= BitGFA2Str(x^-, x^+, y^-) \\ &\quad + \cdot BitGFA1Str(GFA2AdderOutput(x^-, x^+, y^-), c_{in}, y^+) . \end{aligned}$$

The functor $BitRSD1Circ(x^-, x^+, y^-, y^+, c_{in})$ yielding a strict Boolean circuit of $BitRSD1Str$ with denotation held in gates is defined by:

$$(ii) \quad \begin{aligned} &BitRSD1Circ(x^-, x^+, y^-, y^+, c_{in}) \\ &= BitGFA2Circ(x^-, x^+, y^-) \\ &\quad + \cdot BitGFA1Circ(GFA2AdderOutput(x^-, x^+, y^-), c_{in}, y^+) . \end{aligned}$$

4.3 Propositions for Input and Output Signals of RSDA Layer I

Propositions for *carrier*, *InputVertices*, *InnerVertices* as internal signal states and input and output signals can be proved based on the definitions of calculation circuits by Def.9.

Proposition 9. *Propositions for the RSDA Layer I circuit*

The following propositions are true:

- (i) For all sets $x^-, x^+, y^-, y^+, c_{in}$ holds
 $InnerVertices(BitRSD1Str(x^-, x^+, y^-, y^+, c_{in}))$ is a binary relation,
- (ii) For all sets $x^-, x^+, y^-, y^+, c_{in}$ holds
the carrier of $BitRSD1Str(x^-, x^+, y^-, y^+, c_{in})$
 $= \{x^-, x^+, y^-, y^+, c_{in}\} \cup$
 $\{[\langle x^-, x^+ \rangle, xor2c], GFA2AdderOutput(x^-, x^+, y^-)\} \cup$
 $\{[\langle x^-, x^+ \rangle, and2c], [\langle x^+, y^- \rangle, and2a], [\langle y^-, x^- \rangle, and2],$
 $GFA2CarryOutput(x^-, x^+, y^-)\} \cup$
 $\{[\langle GFA2AdderOutput(x^-, x^+, y^-), c_{in} \rangle, xor2c],$
 $GFA1AdderOutput(GFA2AdderOutput(x^-, x^+, y^-), c_{in}, y^+)\} \cup$
 $\{[\langle GFA2AdderOutput(x^-, x^+, y^-), c_{in} \rangle, and2c],$
 $[\langle c_{in}, y^+ \rangle, and2a],$
 $[\langle y^+, GFA2AdderOutput(x^-, x^+, y^-) \rangle, and2],$
 $GFA1CarryOutput(GFA2AdderOutput(x^-, x^+, y^-), c_{in}, y^+)\}$, and

K. Wasaki

- (iii) For all non pair sets $x^-, x^+, y^-, y^+, c_{in}$ holds
 $InputVertices(BitRSD1Str(x^-, x^+, y^-, y^+, c_{in})) = \{x^-, x^+, y^-, y^+, c_{in}\}$.

4.4 Propositions for the Stability of RSDA Layer I

Propositions for circuit stability can be proved based on the definitions of combined circuit structures using RSDA Layer I, $BitRSD1Str$.

Proposition 10. *Calculation outputs of RSDA Layer I*

The following proposition of the RSDA Layer I after four steps of computation is true:

- (i) Let $x^-, x^+, y^-, y^+, c_{in}$ be sets. Let s be a state of $BitRSD1Circ(x^-, x^+, y^-, y^+, c_{in})$ and a_1, a_2, a_3, a_4, a_5 be elements of Boolean. Suppose $a_1 = s(x^-)$, $a_2 = s(x^+)$, $a_3 = s(y^-)$, $a_4 = s(y^+)$ and $a_5 = s(c_{in})$. Then, for an output signal t^- , we have

$$\begin{aligned} &Following(s, 4)(BitRSD1Output^-(x^-, x^+, y^-, y^+, c_{in})) \\ &= not(not(a_1) \oplus a_2 \oplus not(a_3) \oplus a_4 \oplus not(a_5)). \end{aligned}$$

We have a similar proposition for output signal t^+ as $BitRSD1Output^+(x^-, x^+, y^-, y^+, c_{in})$.

Now, we have a result for the stability of the combined circuit structure, as RSDA Layer I, $BitRSD1Circ$ is stable after four (2 + 2) steps of computation.

Proposition 11. *Stability of RSDA Layer I*

We state the following proposition of RSDA Layer I after four steps of computation:

- (i) Let $x^-, x^+, y^-, y^+, c_{in}$ be sets. Let s be a state of $BitRSD1Circ(x^-, x^+, y^-, y^+, c_{in})$. Then, $Following(s, 4)$ is stable by using Prop.8 for GFAC as Type 1,2 and [20]:Th.20 (after 2 + 2 steps of computation).

4.5 Definition of RSDA Layer I+II

For the circuit construction of RSDA/Layer I+II (the final sum), we merge the intermediate sum from the k bit digit and the intermediate carry saved from the $k-2$ and $k-1$ bit digit inputs and then output the final result (sum) pair $\{z_k^+, z_{k+1}^-\}$.

We define the Layer I+II adder $BitRSDStr(x^-, x^+, y^-, y^+, c_{in}, t^+)$, which is a serial composition between RSDA Layer I($BitRSD1Str$) and a combined logical AND gates circuit ($1GateCircStr(p, and2c) + \cdot 1GateCircStr(p, and2a)$) with the carry and sum signals as follows.

Definition 10. *Combining of RSDA Layer I+II*

Let $x^-, x^+, y^-, y^+, c_{in}, t^+$ be sets. The functor $BitRSDStr(x^-, x^+, y^-, y^+, c_{in}, t^+)$ yields an unsplit non void strict non empty many sorted signature with arity held in gates and Boolean denotation held in gates and is defined as follows:

$$\begin{aligned} & \text{(i) } BitRSDStr(x^-, x^+, y^-, y^+, c_{in}, t^+) \\ & = BitRSD1Str(x^-, x^+, y^-, y^+, c_{in}) \\ & + \cdot 1GateCircStr(\langle t^+, BitRSD1Output^-(x^-, x^+, y^-, y^+, c_{in}) \rangle, and2c) \\ & + \cdot 1GateCircStr(\langle t^+, BitRSD1Output^-(x^-, x^+, y^-, y^+, c_{in}) \rangle, and2a) . \end{aligned}$$

The functor $BitRSDCirc(x^-, x^+, y^-, y^+, c_{in}, t^+)$ yielding a strict Boolean circuit of $BitRSDStr$ with denotation held in gates is defined by:

$$\begin{aligned} & \text{(ii) } BitRSDCirc(x^-, x^+, y^-, y^+, c_{in}, t^+) \\ & = BitRSD1Circ(x^-, x^+, y^-, y^+, c_{in}) \\ & + \cdot 1GateCircuit(t^+, BitRSD1Output^-(x^-, x^+, y^-, y^+, c_{in}), and2c) \\ & + \cdot 1GateCircuit(t^+, BitRSD1Output^-(x^-, x^+, y^-, y^+, c_{in}), and2a) . \end{aligned}$$

4.6 Propositions for Input and Output Signals of RSDA Layer I+II

Propositions for *carrier*, *InputVertices*, *InnerVertices* as internal signal states and input and output signals can be proved based on the definitions of the calculation circuits by Def.10.

Proposition 12. *Propositions for the RSDA Layer I+II circuit*

The following propositions are true:

- (i) For all sets $x^-, x^+, y^-, y^+, c_{in}, t^+$ holds
 $InnerVertices(BitRSDStr(x^-, x^+, y^-, y^+, c_{in}, t^+))$ is a binary relation,
- (ii) For all sets $x^-, x^+, y^-, y^+, c_{in}, t^+$ holds
the carrier of $BitRSDStr(x^-, x^+, y^-, y^+, c_{in}, t^+)$
 $= \{x^-, x^+, y^-, y^+, c_{in}, t^+\} \cup$
 $\{[\langle x^-, x^+ \rangle, xor2c], GFA2AdderOutput(x^-, x^+, y^-)\} \cup$
 $\{[\langle x^-, x^+ \rangle, and2c], [\langle x^+, y^- \rangle, and2a], [\langle y^-, x^- \rangle, and2],$
 $GFA2CarryOutput(x^-, x^+, y^-)\} \cup$
 $\{[\langle GFA2AdderOutput(x^-, x^+, y^-), c_{in} \rangle, xor2c],$
 $GFA1AdderOutput(GFA2AdderOutput(x^-, x^+, y^-), c_{in}, y^+)\} \cup$
 $\{[\langle GFA2AdderOutput(x^-, x^+, y^-), c_{in} \rangle, and2c],$
 $[\langle c_{in}, y^+ \rangle, and2a],$
 $[\langle y^+, GFA2AdderOutput(x^-, x^+, y^-) \rangle, and2],$
 $GFA1CarryOutput(GFA2AdderOutput(x^-, x^+, y^-), c_{in}, y^+)\} \cup$
 $\{[\langle t^+, BitRSD1Output^-(x^-, x^+, y^-, y^+, c_{in}) \rangle, and2c],$
 $[\langle t^+, BitRSD1Output^-(x^-, x^+, y^-, y^+, c_{in}) \rangle, and2a]\}$
, and

- (iii) For all non pair sets $x^-, x^+, y^-, y^+, c_{in}, t^+$ holds
 $InputVertices(BitRSDStr(x^-, x^+, y^-, y^+, c_{in}, t^+))$
 $= \{x^-, x^+, y^-, y^+, c_{in}, t^+\}.$

4.7 Propositions for Stability of RSDA Layer I+II

Propositions for circuit stability can be proved based on definitions of the combined circuit structure for RSDA Layer I+II, $BitRSDStr$.

Proposition 13. *Calculation outputs of RSDA Layer I+II*

The following proposition of the RSDA Layer I+II after five steps (4 + 1 steps) of computation is true:

- (i) Let $x^-, x^+, y^-, y^+, c_{in}, t^+$ be sets. Let s be a state of $BitRSDCirc(x^-, x^+, y^-, y^+, c_{in}, t^+)$ and $a_1, a_2, a_3, a_4, a_5, a_6$ be elements of Boolean. Suppose $a_1 = s(x^-)$, $a_2 = s(x^+)$, $a_3 = s(y^-)$, $a_4 = s(y^+)$, $a_5 = s(c_{in})$ and $a_6 = s(t^+)$. Then, with respect to output signal z^+ , we have

$$\begin{aligned} &Following(s, 5)(BitRSDOutput^+(x^-, x^+, y^-, y^+, c_{in}, t^+)) \\ &= a_6 \wedge (not(a_1) \oplus a_2 \oplus not(a_3) \oplus a_4 \oplus not(a_5)). \end{aligned}$$

We have a similar proposition for output signal z^- as $BitRSDOutput^-(x^-, x^+, y^-, y^+, c_{in}, t^+)$.

Finally, as RSDA Layer I+II, $BitRSDCirc$ is stable after five (4 + 1) steps of computation, we have the main result of stability for the combined circuit structure.

Proposition 14. *Stability of RSDA Layer I+II*

We state the following proposition of the RSDA Layer I+II after five steps (4 + 1 steps) of computation:

- (i) Let $x^-, x^+, y^-, y^+, c_{in}, t^+$ be sets. Let s be a state of $BitRSDCirc(x^-, x^+, y^-, y^+, c_{in}, t^+)$. Then, $Following(s, 5)$ is stable by using Prop.11 for RSDA Layer I, Prop.3 and [20]:Th.20 (after 4 + 1 steps of computation).

5 Conclusion

By using mathematical models of an arithmetic logic unit based on many sorted algebraic structures, we successfully proved the important properties of an example of a calculation circuit, the RSD adder. The stability of the RSD adder circuit example is proved based on definitions and theorems about logic operators, hardware gates, and signal line connections using the Mizar proof checking system as a formal verification tool.

In future research on circuit verification by proof checking, we plan to do design verifications of such circuits as Wallace-Tree type multipliers, Montgomery high-speed multipliers, RSA encryption processing units, and various high speed operational circuits necessary for arithmetic logic units.

Acknowledgement

This research was strongly inspired by Professor A. Trybulec, Y. Nakamura, P. Rudnicki and G. Bancerek [11][12][13][14][15][16][17][18][20]. I would like to express my deep thanks to Professor Andrzej Trybulec and the Mizar project teams around the world.

References

1. Ichikawa, S., et al.: A Connection Sleeves Line Architecture (Pipelined MIMD). The 37th Annual Conference of Information Processing Society of Japan, 4, N-4 (1988).
2. Kleeman, L., Cantoni, A.: Can Redundancy and Masking Improve the Performance of Synchronizers? IEEE Trans. Computers, C-35(7) (1986) 643–646.
3. Stoffers, K. E.: Test Sets for Combinational logic – The Edge – Tracing Approach. IEEE Trans. Computers, C-29(8) (1980) 741–746.
4. Strangio, C. E.: DIGITAL ELECTRONICS: Fundamental Concepts and Applications. Prentice-Hall Inc. (1980) 355–385.
5. Unger, S. H., Tan, C. J.: Clocking Schemes for High-Speed Digital Systems. IEEE Trans. Computers, C-35(10) (1986) 880–895.
6. Ishiura, N., Takahashi, M., Yajima, S.: Time-Symbolic Simulation for Accurate Timing Verification of Logic Circuits. Trans. of Information Processing Society of Japan, 31(12) (1990) 1832–1839.
7. Ogura, S.: The Development Methods in CPLD/FPGA. Technical Paper of the 1st Japanese FPGA/PLD Design Conference, 4 (1993) 46–62.
8. Nakamura, Y., Nishiyama, T., Fuwa, Y.: Signal Propagation Timing Check System in Multi-Level Sequential Circuits. Trans. of the Institute of Electronics, Information and Communication Engineers, 75(12) (1992) 1826–1836.
9. Nishiyama, T., Fuwa, Y., Eguchi, M., Nakamura, Y.: A Digital Circuits Timing Verification Scheme based on a Clock Model. Trans. of the Institute of Electronics, Information and Communication Engineers, 77(6) (1994) 860–870.
10. Nishiyama, T., Mizuhara, Y.: Binary Arithmetics. Formalized Mathematics, 4(1) (1993) 83–86.
11. Trybulec, A.: Many-sorted Sets. Formalized Mathematics, 4(1) (1993) 15–22.
12. Trybulec, A.: Many Sorted Algebras. Formalized Mathematics, 5(1) (1996) 37–42.
13. Nakamura, Y., Rudnicki, P., Trybulec, A., Kawamoto, P. N.: Preliminaries to Circuits, I. Formalized Mathematics, 5(2) (1996) 167–172.
14. Nakamura, Y., Rudnicki, P., Trybulec, A., Kawamoto, P. N.: Preliminaries to Circuits, II. Formalized Mathematics, 5(2) (1996) 215–220.
15. Nakamura, Y., Rudnicki, P., Trybulec, A., Kawamoto, P. N.: Introduction to Circuits, I. Formalized Mathematics, 5(2) (1996) 227–232.
16. Nakamura, Y., Rudnicki, P., Trybulec, A., Kawamoto, P. N.: Introduction to Circuits, II. Formalized Mathematics, 5(2) (1996) 273–278.
17. Nakamura, Y., Bancerek, G.: Combining of Circuits. Formalized Mathematics, 5(2) (1996) 283–295.
18. Bancerek, G., Nakamura, Y.: Full Adder Circuit, Part I. Formalized Mathematics, 5(3) (1996) 367–380.
19. Wasaki, K., Kawamoto, P. N.: 2’s Complement Circuits, Part I. Formalized Mathematics, 6(2) (1996) 189–197.
20. Bancerek, G., Yamaguchi, S., Shidama, Y.: Combining of Multi Cell Circuits. Formalized Mathematics, 10(1) (2002) 47–64.

21. Yamaguchi, S., Wasaki, K., Shimoi, N.: Generalized Full Adder Circuits (GFAs), Part I. *Formalized Mathematics*, 13(4) (2005) 549–571.
22. Savas, E: A Carry-Free Architecture for Montgomery Inversion. *IEEE Trans. Computers*, 54(12) (2005) 1508–1519.
23. Avizienis, A.: Signed-Digit Number Representation for Fast Parallel Arithmetic. *IRE Trans. Electronic Computers*, 10 (1961) 389–400.
24. Vandemeulebroecke, A., Vanzieleghem, E., Denayer, T., Jespers, P. G. A.: A New Carry-Free Division Algorithm and its Application to a Single-Chip 1024-b RSA Processor. *IEEE J. Solid-State Circuits*, 25(3) (1990) 748–755.
25. Bonarska, E.: An Introduction to PC Mizar. In Roman Matuszewski, editor, *Series of Fondation Philippe le Hodey*, Brussels (1990).
26. Trybulec, A., Rudnicki, P.: A Collection of $\text{T}_{\text{E}}\text{X}$ ed Mizar Abstracts. University of Alberta, Canada (1989).
27. Mizar Proof Checker: <http://mizar.org/>
28. Trybulec, Z., Świeczkowska, H.: Boolean Properties of Sets. *Formalized Mathematics*, 1(1) (1990) 17–23.
29. Trybulec, A.: Enumerated Sets. *Formalized Mathematics*, 1(1) (1990) 25–34.
30. Byliński, C.: Functions and Their Basic Properties. *Formalized Mathematics*, 1(1) (1990) 55–65.